Başkirt, Onur2015-12-232015-12-232008https://hdl.handle.net/20.500.14719/969enIntegrated circuits_Design and constructionComputer architectureDissertations, AcademicNew logic architectures for round robin arbitration and their automatic RTL generationThesis